A 622Mbps burst mode CDR with jitter reduction capability
نویسندگان
چکیده
This paper describes a novel burst-mode CDR(Clock and Data Recovery) circuit can be used in 622Mbps burst mode applications. The designed circuit is basically a PLL(Phase Locked Loop) has 2 PD(Phase Detector)s each for reference clock and NRZ type data, altered by external control signal. This CDR was fabricated in 1-poly 5-metal 0.25 μ m CMOS technology. Jitter generation, burst/continuous mode data receptions were tested and experimental results are presented. Operational frequency range is 320Mhz~720Mhz and BER is less than 1e-12 for PRBS31 at 622Mhz. For the same data sequence, extracted clock jitter is less than 8ps rms. Power consumption of 100mW was measured without I/O circuits.
منابع مشابه
A 5-Gbps CMOS Burst-Mode CDR Circuit With an Analog Phase Interpolator for PONs
This paper presents a 5-Gb/s low-power burst-mode clock and data recovery circuit based on analog phase interpolator for passive optical network applications. The proposed clock recovery unit consists of two double-edge triggered sample-and-holds (DTSHs) and a phase interpolator. The PI instantaneously locks the recovered clock to incoming burst-mode data by coefficients generated at the DT-SHs...
متن کاملA 1.25-Gb/s Burst-Mode Half-Rate Clock and Data Recovery Circuit Using Realigned Oscillation
In this letter, a 1.25-Gb/s 0.18-μm CMOS half-rate burstmode clock and data recovery (CDR) circuit is presented. The CDR contains a fast-locking clock recovery circuit (CRC) using a realigned oscillation technique to recover the desired clock. To reduce the power dissipation, the CRC uses a two-stage ring structure and a current-reused concept to merge with an edge detector. The recovered clock...
متن کاملModeling of Jitter Characteristics for the Second Order Bang-Bang CDR
Bang-Bang clock and data recovery (BBCDR) circuits are hard nonlinear systems due to the nonlinearity introduced by the binary phase detector (BPD). The specification of the CDR frequency response is determined by jitter tolerance and jitter transfer. In this paper, jitter transfer and jitter tolerance of the second-order BBCDR are characterized by formulating the time domain waveforms. As a re...
متن کاملA 20 Gb/s INJECTION-LOCKED CLOCK AND DATA RECOVERY CIRCUIT
This paper presents a 20 Gb/s injection-locked clock and data recovery (CDR) circuit for burst mode applications. Utilizing a half rate injection-locked oscillator (ILO) in the proposed CDR circuit leads to higher speed operation and lower power consumption. In addition, to accommodate process, voltage, and temperature (PVT) variations and to increase the lock range, a frequency locked loop is ...
متن کاملBIST for Jitter Measurement and Jitter Decomposition of CDR
This paper describes a Built-In-Self-Test (BIST) circuit that tests the relative timing jitter of NRZ data and recovered clock of PLL-based CDR. Using the jitter information, the bit error rate and peak to peak jitter can be estimated. This BIST circuit doesn’t need a high resolution and high accuracy delay line to achieve high accuracy measurement. It depends on calibration and curve fitting a...
متن کامل